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ABSTRACT 
Operational amplifiers which are.utilized in applicatio�s 
involving t�e amp lification of high-frequency signals and fast rise-time 
pulses must·have.a high s lew rate and:a wide bandwidth . Integrated 
circuit, particularly thin·film hybrid, amplifiers with wide bandwidths 
can-be readily obtained; however, monolithic IC's are-not readily avail- 1 
able with as large a.slew rate,as can be obtained with discrete-qevice 
amplif�ers. 
The·goal.of this thesis wa� t9 investigate the design of an 
amplifier using a: complementary output stage.with .the objec�ives of 
obtaining low quiescent power dissipation, a slew rate equiv�lent to the 
small�signal·bandwidth of the-.amplifier , and a closed-loop gain of 10. 
Th�·circuit was const�ucted·and tested experimentally, and the results 
indicated that _a slew rat� of 200 volts per �s�c could be obtained 
using a single complementary output�stage . 
iii 
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CHAPTER I 
INTRODUCTION 
Operational· amplifiers are currently be�ng utilized to a large 
degree in applicatiQns which require the · amplification of high�freque�cy 
signa�s and fast rise-time pulses, anq also as line drivers to tran�mit: .  
wideband data over.transmission lines. Th�·performance1characte�istics 
of operational;amplifiers which can be.used . for these.appl�cations.are 
very m�ch different,from the amplifiers previously used as relatively 
slow-speed analog co�puting elements· (1)*. 
The perfQrmance cbaracteristi�s o{ .operational amplifiers used as 
analog computing elements are very well defined in Reference 2. Aside 
from these basic criteria of operational amplifiers, the slew rate and 
bandwidth become very important parameters if the amplifier is to be. 
used in wideband data·�nd lin� driyer applications (3) . For this thesis 
the defin�tion of slew rate is the·,ratio of the total large·signal out� 
put. vo�tage change to the time required ·for the change. The·bandwidth 
is defined as that.frequency at which the closed-loop gain of:the ampli­
fier has decreased 3 decibels (db) from the midbanq.frequency gain. 
Although monol ithic IC operational amplifiers are·competitive 
with discrete component operational amplifiers in rel$tion to some per-
formance cbara�ter�stics, the discrete component amplifiers are:superior 
*Numbers in,parentheses refer to simil�rly numbered items.in th� 
List of References . 
1 
to the IC amplifiers in wide bandwidth and fast slew rate applications 
(3, 4, 5) .  Monolithic IC amplifiers are beco�ing available. wit� ban�­
widths which rival that-of discrete.component'amplifiers (2);  however, 
the slew rate of discrete:component and,hybrid IC.amplifiers remain.far 
superior, 10 to 100 times faster, than that of the.monolithic IC 
amplifiers. 
The driver·or output·stage of the amplifier, which must be able 
to supply a bipolar output voltage, us�ally limits the minimum; large- .. 
signal rise time of·the amplifier. It is in the.output st�ge t�at the 
largest voltage and current transi�ions occur, therefore the ability of 
the output stage to switch between the�e voltase and.current extremes 
usually determines-the slew rate of the.amplifi�r (6, 7). 
2 
The use of a-complementary pnp and npn transistor pair. in the 
output stage,of th� amplifier offers the advantages of circuit simpli­
city, no phase inversion for bipolar outputs, and·equal loads for the. 
driver transistor.on both positive an4 negativ� outputs. Discrete pnp· 
and npn complementary transistors capable of providing high current 
drive and wide frequency response,are readily available. However, the 
difficulti�s involved in fabricating a high-gain pnp-monolithic IC 
transistor.to operate as a.complementary pair with a npn transistor, 
that.is to provide symmetrical·current gain, are considerable and·expen­
sive, The lateral pnp transistor can be economically fabricated in a 
monolithic IC; howeverj the.frequency performance and current gain 
deviate too far from that of the.npn to form a good·complementary pair 
(4). A verti�al pnp transistor could be.fabricated but it requires 
3 
additional - fabrication $teps and p+ocess controls.to obtain·an acceptable. 
current gain Jnd breakdown voltage·(4, 8). 
The difficulty and expense involved in the ·.production of:mono,. 
litnic IC pnp transist�rs with good performan�e charac�eristics has led 
to the use of quasicomplementary output stages in many monolitQic IC 
amplifiers. The quasicomplementary configuration utilizes the economi-
cal lateral pnp and a npn connected in a configuration which pro�ides 
the·. characteristics of a high cu1:rent gain pnp transistQr. ( 4, 8, 9) . 
Scope of the The�is 
The·purpose,qf this thesis is to inve$tigate a complementary 
amplifier wi�h a wide b�ndwidth and a high slew rate-which could be used 
in a hybrid, th�n·or thick-film, configuration with an· IC\amplifier . 
i 
The·thesis will be limited to a�-output st�ge simil•r to that of the 
Fairchild �709 monolithic IC amp��fier. 
The design goals of the thesis are to provide an.amplifier with 
(1) an output whose small-signal and,l�rge-signalirise time are · approxi­
mately 10 nsec, (2) good linearity, (3) low quiescent.power dissipation 
and (4) a ±5 vo lt drive into a 100-ohm load. 
It is difficult· to find published work which deals wit� the.slew 
rate,and bandwidth problem in the ba$iC complementary amplifier . The 
operational amplifiers whic� have high slew rates·and wide banqwidths 
are discrete device.amplifiers and the.techniques used by the manufac­
t�rers are;usually consi�ered confidential by t�e·manufacturers . . 
Chapter li presents an analysi� of the slew rate and bandwidth 
charac�erist�cs of the basie �ompl�mentary ampl ifier chosen for this 
investigat�on. , A met�od of improving the slew rate is described in 
Chapter III . 
The experimental results are presented in Chapter IV . 
Chapter V contains a· brief SijJJUilary. of the mate.rial presented· in, 
this thesis, along-with . the conclusions reached . 
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CHAPTER· II 
THe. BASIC COMPLEMENTARY�SYMMETRY AMPLIFIER 
When an amplifier is used·in an-application requiring the 
amplification of wideband data, p�lses, a�d line driving ability, the 
open-loop-bandwidth and.slew rate.become important operat!ng char�cter­
istics of the amplifier� The output--stage of the amplifier must provide 
the necessary voltage swings-and curre�t drive without decreasing the 
bandwidth and without producing a,slew rate. limiting effect on the output 
signal. 
IC operational amplifiers of the Fairchi ld �A709 type . have 
utilized the pnp and npn·complementary·symmetry output stage. The out­
put stage o� the �709, shown in dotted lines in Figure 1 ,  consists of 
the transistors Q9 and.
Q12 through Q1� and resistors R7, R12 , R13 , R14 , 
and R15. The· increase.and decre•se of collector current in transistor 
Q12  and associated voltage drop on resistor R14 provide the necessary . 
voltage swings at the collector of Q12 for the proper·conduction of, 
transistors Q13 and Q14 , the.output drivers. 
A s�hematic.,of the basic complementary amplifier utilized-for 
this t�esis is shown.in Figure-2. The differential input�stage of the 
amplifier was, chosen in$tead of the common: base inpu�, Q9 of Figure · 1 ,  
to :provide a .. convenient means of feedbac�, a m�ans for aajusting the 
outpu� voltage:to zero volts wit� the input equal·to zero volts a�d for 
stability of this bias condition, and t� prevent loading of the input 
5 
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Figure-2. Basic complementary amplifier. 
signa� (10, ll) . Transi$tors Q1 �nd Q2 are inexp�nsive epoxy high­
frequency devi,ces. 
8 
Transistor Q3 is a high current�gain amplifier wit� a relatively 
high current gain-bandwidth product (fT). Other·characteristics of Q3 
which contributed to its cboice as the predriver stage.are h�gh c9llector-
to-l)ase:breakdown voltage. (BVCBO), relatively low base-to-collector capa­
citance (C�), and a practically constant·current gai� (hFE) over a wide 
range·of operat�ng c�rrents . 
Transistors Q4 and:Q5, Fisure 2, are·high-freuqncy devices with 
adequate current and.power ca�acity . The 2N3866 and 2N5 160, Q4 and Q5, 
have been used successfully (6, 12) as a . good.complementary pair . Q4 
and Q5 are.matched as closely as possible with regard to hFE to reduce 
distortion of the output voltage (13) .  
Slew Rate Calcul,tions 
The slew rate of the.ampl�fie; shown in Figure 2 is·limited by 
the rate at which the capacitan�e at the C9llector .  of Q3 can be charged. 
(6). The relationship for voltage and.capacitance (14) is giv�n by 
( 1) 
where Vis the voltase at the collector of transistor Q3, CT.
is the 
total capacitance at the collector of .Q3, and Q is the associated charge . 
Th�·tot�l capacitanc' at the collector of transistor Q3 is given, 
approximately by (10) 
(2) 
where C�3, C�4, an4 CpS are the collector-to-base capacitance· (15
) of 
the respective transistors , and c5 is the stray capacitance at the 
collec�or of transistor Q3 . The·values of C� as obtained from the 
transistor s�ecification sheets are . 
cl-13:;: 1. 7 pf 
c�4 = 3 pf 
c�� = 3 pf 
A value of 3pf was. assumed for the stray capacitance . Th�·va lue of . CT 
then from Equation 2 is 
CT = 1.7 pf + � pf + 3 pf + 3 pf 
c1 = 10.7  pf. 
9 
Assuming that the.capacitance at the.collector of transistor Q3 
is not,a function of the voltage at that point, we h�ve f�om Equation 1. 
fi:t = .J-
�Q
t . ' Lr : �T rt 
(3) 
where � is the current �equired in the capacitance CT to produce the 
�v slew rate, 7)£ • 
10 
The·.initial design constraints for this amplifier were to obtain· 
a small-s�gnal. rise tim� of 10 nse� , eq�ivalent . to a-3db bandwidth of 
approximately 35 MHZ· (11), and a slew rate s�fficient to obtain the same. 
rise time of 10 nsec for an outp�t drive of·±S volts into a load resistor 
of. 100 ohms . .  Thus, the slew rate. at the output of the . amplifier would 
be-5 V/10 nse� ,·or.500 V/lJ.sec, A s�ew rate �f approximately 6 V/10 nsec 
will be required at t�e collector of Q3 in Figure 2, page 7; because of. 
the voltage drop on· R8 or·R3 . Making the.substitu�ion into Equation 3 
Solving for .1· 
-::-..lO��� ..... e.,._ c " ( 10.� pf ) � = 10J pf i 
i = 
i.= 6 ,42 ma. 
Th�s is the c�rrel)t reqW.red to cltarge the capacitance.at the collector 
of·tra�sistor Q3 for an output slew rate of SOOV
/�sec. This does not 
include the current t�rough the resistor R7 which must-be suppli�d to 
develop the ·6V change at the collector·.of Q3• 
A quiescent current of ·.12 ma was chosen for transistor Q3 , 
Fiaure 2, page 7 ,  to insure that Q3 would remain·well above cut�off,when . 
the collector.current of Q3 decre�sed.by the amount r��ui�ed for the 
proper slew rate , ,plus that required for the decreased voltage drop on: 
R7 for the· proper output vo� tage l�vel . The value of R7 can then _ _ .be 
11 
calculat�d, with the outpqt·�t ·zero volt$, as· 
R7 = ���,�
= 
1.2SK . 
The maximum required coll�ctor current throush Q3 would occur on 
the . ... sv. output. voltage and. ca,n be t•ken ·as·, a wors.e case to. be 
(4) 
where.i8Q5 
is the base current.drive required by transistor Q5 in Figure 
2, page 7 ,  for the 50 ma output current. The value fo� iBQ is given by 5 
(�0, 14, 15) 
(5) 
where iCQ and.iBQS 
are the respec�ive col lector and emitter currents of 
5 
transistor Q5. Using the va lue for i calcul ated from Equatipn 3 and the 
measure.d value for hF� of transistor Q5, · substi tut.ion into. Equation 4 
gives· 
I (Q ) = 21V 
+ soma 
3 Max T:2K 6 . 42 ma 
+
 
40 .. 
The 2NS089 is rated with a.maxi�um collector current of 50 ma. Al�o , 
12 
the maximum instantaneous pow�f which wo�ld. be dissipated by Q3 is given. 
by (16) 
or 
P0 = 9V (25. 17 ma) = 226 mw. 
Th� rated av•rage tot�l device .di$sipat�on fot the 2NS089 is·given as 
310 mw at�an ambient temperature-of 25°C. Hence , the calculated va�ue 
of P0 is safely within the·�a�ed average va lue. 
Th� minimum,current tbtough Q3, Figure 2, page 7, occurs for a 
positiv� output drive of 5 volts , or approximately.6 volts at-the Q3 
co l lector. Here , .transistor Q4 conducts , and I (Q3)Min is 
I (Q ) 
lSV [. + 1. + � ] 3 Min � T, � 1BQ4 K7 
Th� .. Q3 would essentially be -cut-of�- if a slew .rate of 500 V/1Jsec at 
the output were a�hieved. In actua lity, as the curtent·through Q3 is 
reduced , the attainable _slew rate , for positive drive at .:t;he output , is. 
reduced. Thus , it would be·very imp�obable.to obtain.SOO V/�se� slew 
rat� fo� positive output.dr�ve for the circuit of Figure 2, page 7. 
13 
Because of the voltage gai� from the base-to -collectQ� of 
transistor Q3 in Figure 2, page
· 7; the slew rate requirement at the base 
of. Q3 will be considerably less .. than. that .at ·th� collector . The slew 
rate required at the base of transistor Q3 is 
6V/A�t.3 
= o:l"'l�O -n ..... s_e_c (6) 
where .Avt3 is the voltage.gain of ·Q3• In the accompanying se�tion on 
Gain and'Bandwidth, page 14, the �omputed voltage gai� of Q3 is 34 . 3. 
The required slew rate at the inpu� to Q3 is, by substitution in�o 
�quation 6, equal to 1�.5- V/�sec. 
Th�·req�ireq cutrent .for a.slew .rate. of 17.5 V/�sec at the input. 
to Q3, Fia�r� 2,  page 7 ,  can be calc�lated using Equation 3. Therefore 
I � C (17�5 V/�sec) + i8Q3 req 'd : B3 
where c83 is the capac
itance at the base of.Q3, and i8Q3 
is.the maximum 
base current drive required for Q3. 
The value of c83 from the.section on Gain and ·Bandwidt� calcula­
tions·is 78 pf. The maximum value of iBQ .. would be 25.17 m•/hFE . Th� 3 3 
current needed�for the requi�ed-slew rate,at th� base of Q3 is then 
or 
I. 'd > 78 pf (17.5 V/�sec) + 25.17 .ma/550 , req 
I 'd > ·1 ,4 ma req ·. · 
The input stage , Q1, in Fiau�e 2 ,  page 7; was therefore biased for .a 
current of 2 ma in order.to provide the current for the �equired s lew 
Gain and Bandwidth Calculations 
A� the�s lew .rate . is as sociated with the large-s ignal character� 
14 
istic� of the amplif�er , there is no dire�t relat�onship between s l ew 
rate and smal l�signal bandwidth {3)� Th� · ci�cuit.must · be des igned with 
I 
a w�de bandwidth , however , to insure that\bandwidth is.not a,s lew rate 
! 
I 
limiting factQr . The design goal of 10 nsec smal�- and large-signa� 
rise time thus required a bandwidth of �pprQximately 35 MHz. 
The hybrid-n equivalent circuit , Figure 3 ,  was ·used for the 
small-�ignal fr�quency analysis of the ampiifier . Excellent d�scuss ions 
of this_trans istor model and·its appl ication in·freque�cy analysis are 
given in Referen�es 10  and · lS . The parameter nomenclat�re in Figure 3 
is from Reference 10, 
Th� open�loop gain�of:the �plif�er of Figure 2 ,  page 7, is tha 
product of th� gain of t�ansistors ·Q1, Q3, an4 Q5 , where the gain of Q4 
is assumed to·be equal to the ·gain of,Q5 . The midband gain of a�tran� 
sistor stage,is given by {10 , 15) 
h R 
Avt � F2 _L . R. 1 .  
where RL is the equivalent load:res istance at the cQllector of the 
trans istor and R� is the input.re�istance to the t�ansistor . 
(8) 
B 
rlJ 
r 
0 
Figure 3. Trans istor hybrid�n model (common emitter) . 
15 
c 
16 
For Q1, Figure 2 ,· page 7, we h•ve 
where Ri3 is the input resistance tQ Q3 . Tran$istor input resistance is 
given by (19, 15) 
,. ... 
(10) 
where r� is·given �Y (12, 14) 
and Re is any resistance from the transistor.emitter to ground . Here, 
re is the·emitter resistance of the ·transi�tor and, .at .a temperature of. 
25°C, is given as (10, 15) 
r � 26 ohms e Ic 
(1Pa) ' . (11) 
where Ic is. the quiescent collector cu�rent. Th�n for Q3 in Figure 2, 
page 7, by substit�tion into Equatio� 11 the value of re is 
26 re3 = IT::; 2.16 ohms 
With RE equal to 25 ohms 
(R6 in Figure 2, page 7
), substitution into 
Equation 10, using a measured hFB of 550, gives 
Ri3 = (2.16) 550 + 25 (550) 
Ri3 = 15K 
By substituti9n in Equation 9 
RLl = 
(.SK)(lSK) = 490 ohms 15.sk 
17 
Us�ng Equations.lO and 1� with r82 as RE (10, 15), th� inp�� resistance 
of Q1 is 
Ril = 2.6K 
Substitut�on into Eq�ti9n 8 using a measured hfE of 100 for Q1, Figure 
2, page.7, gives the voltage gain of Q1 as 
Avt1 = 19 
Using the same a�alysis for transistor�Q3 in.the �ircu�t of · Fig�re 2, . 
page . 7, gives 
Avt3 = .34.3 
The· gain:of ·Q4� Figure 2,  page 7, becau$e of.the common collector 
configurat�on, is app�ox�mately equal to 0,9 (10, 15). Therefore the 
total ·open-loop circuit gain is. 
AvtO.L. = (19)(34.3)(.9) 
Avto.L. = 586 
18 
Express�d in decibels (d.b . ) the gain of the circuit in Figur� 2, page 7, 
is (10) 
Avtd.b 
. .  = 20 log10 (Avto.L.l. 
Aytd •. b. 
= . 20 log10 (5 . 86 X 102) 
Avtd . b. 
= 20 (2.76) = 55.5 d�. 
Th�·high open-loop gain of.the amplifier in F�gure 2 permits ,the 
closed - loop g•in to · be approxtmated by (2, 10) 
(12) 
Substitution of the proper-values into Equation 12 · gives · 
500 AvtCL = SO + 1 = 11 
or, as expresse� in db, 
AvtCL = 20.8 db 
as the clos�d-loop amplifier gain. 
The open - loop high-fr,que�cy �3db point ,of the amplifier, 
Figure 2, will be determined by the pole.at th� �nput to.transistqr Q3 . 
This is d�e to the large ·. input capac;itance of this transistor (10, 15),. 
The pole at the base . of Q3 h�s &;break frequency of (10, 15) 
where c83 i$ the total capacitance at the base of Q3 and 
R
t .. 
is the 
equiva�ent resistance in paralle� with c83. 
( 13) 
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The capacitance c83 is the sum of·Cn3 , the reflected feedback 
capacitance CR, the stray,capacitance at the.base-of ·Q3 , Figure 2, page 
7 ,  and the c�l of Ql . The
· refl e�ted capacitanceiis given by ( 10 , 15) 
( 14) 
Us ing the cal�ul ated Avt3 , and estimati�l c�3 from·the data sheet for­
the 2N5089 as the sum of Ccb + Che•d'r + 
Csocket � 1,3 pf t 0.3 pf + 
0.2 pf = 1 . 8  pf , and substituting in-Equation 14 
CR � 1 . 8 pf (34 . 3) = 61 . 7  pf . 
en� is obtained by ( 10, 15) 
c - 1 ( 15) w3 - 2w£83 k13 
where fa3 is the bet� cutoff frequency for Q3 . The beta cutQff frequency. 
is.obtained by_ ( l O ,  15) 
where fl3 is the current-iain�bandwidth·product for Q3, and s3 is equal 
to hFE3 . For the 2N5089, fT was-measured as SSO MHz at 12 ·ma and 15 
volts . Substitut�on into Equation 16 yields 
550 X .106 fS3 = SSO = 1 . 0  MHz 
Fr�m Equation lS . then 
c'"'3 = 1o. 6 pf . 
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The·tot�l capaci�ance at the bas� of.Q3 then-is-approximately 78 pf with 
the,assumption of 3 pf of stray capacitance and: 2 . 8  pf as c�l· 
Us ing Equation 1 3 with R�_
equal to RLl' the high frequency -
3db 
point of the amplifier in FigUfe 2, page 7, is shown to-be 
f = . 1 -3db (211') (72 X lo
�12
) ( . 49K) 
f-3db = 4 . 5  MHz· . 
Another pole, wit� a higher break frequency-than· th� one,at the 
base' of,Q3 wi l l  be .introductd·by the capacitance at t�e cQl lector· of Q3 , 
Figure 2 .  However_ this is a se�ond-order effect , as shown byi Pierce 
and Paulus ( 17) . Reference 17 indicates that .. a more exact calculation 
of the dominant poles of the circuit of Figu�e 2;produces two signi�i -
cant t�1Jle constants, and-i f,T1 >> T2, then two dominant.po les occ1,1r at· 
and 
(17) 
-r z "'-� -�s. [C::H, c»s' : ,c'lf3 c,J.s ,• _cu c).l3� . cIs J 
1. 
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RL3 is ·the �esistance at the-collector of Q3 Jnd cL3 is the capacitance 
at the collectot of-Q3• U�ing the a�ove equa�tons and .substituting 
appropriate v"'lues gives 
and: 
1 f03 � � = 107 MHz ·2 
A plot of-the open-loop-gain magnitude vs. freque�cy for the 
ci:rcui t in Figure 2, page 7, ·is shown in figure 4. Each pole in the . 
circuit will cause - a magnitu�e de�rease of.6db per octave at freque�cies 
above the bre�k fr�quency of the pole,(lO, 15). Figure 4 indicate� that. 
the calculated gain magnitude vs. frequency pl�t would intersect - the 
20.8 d� magnitude at a frequency slight�y in . excess of .100 MHz. 
From Reference.2 we h•ve that for the closed-loop-amplifier, 
Figure 2, to be unconditionally stable, .the c�osed-loop gain magnit�de 
response (a straiiht line drawn at � 20. 8 db in Figure 4) must-intersect 
the open-loop gain magnitude vs. frequency response at less.than. l2 db 
per octave. Figure 4 indicates an intersection of the closed-loop and 
open-loop curves near the location of the se�ond,pole where the open�loop 
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response is approaching 12 db per octave. Because of this pos�ibility 
that .. the c�rcu� t in Figure 2, page 7, could become unstable, a computer 
program, IBM's:ECAP program (18), was used to obtain a gain.magnitude 
vs .. frequency response from the.actual circuit equations and parameters. 
ECAP requires a topologic�l description of�the circuit as its 
input-with a transistor replaced by a current source and a resistive. 
bran�h. The current through·the resistive branch controls the dir�ction 
and mag�itude of·the c�rrent source. The· hybrid equivalent circ�it was 
used for th�.analysis with the measured current gain va�ues-and specifi­
cation sheet values· .for the other parameters used in the ·topologica� 
description of the circuit. 
The·.result of the open-loop.ECAP analysis .is also shown in 
Figure 4. The slope of approximately 12.db per octave intersects the 
closed·  loop gain; 20.8 d�, at :.
�pproximately 37 MHz. The phase shift ,of 
the open-loop output�with respect to the inpu� is shown.by ECAP to be 
180° at·a frequency-of appreximately 40 MHz which is the frequency at 
which the c�rcuit could possibly oscillate (2). 
ECAP analyses were.also obtained for the closed loop.configur�tion 
of the circuit in Figure 2 with and without the bypass capacitor ·CF� 
The.closed loop results, sh�wn i� Figure 5, indicat� that oscillation 
could be prevented by the addition of the capacitor CF. 
Although th�. desired small-signal-bandwidth of 35 MHz·could be 
realized in the circuit shown�in·Figure 2 the desired slew rate of 500 
V/�sec, as shown in-the accompapying section·on:Slew Rate Calculations, 
could·not be attained. Also, the high current requirement of transistQr 
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Q3 is an.undesirable f�ature if �he amplifier .is to be used in a hybrid 
configuration with a l inear IC amplifier . Since one of tne goals  of an 
IC design is low q�ies cent power·dissipation, a method is needed to 
reduce the quiescent current flowing in Q3 of Figur� 2, page 7 ,  without: 
decreasing the circuit's slew rate� 
CHAPTER III 
COMPLEMENTARY AMPLIF IER WITH TRANSISTOR LOAD 
FOR: PRaDRIVER STAGE 
The circ�it shown in F�gure 6 was �esigned to reduce the quies cent 
collector curren� of transistor Q3. R7 in.Figure 2 ,  page 7 ,  has bee� 
replaced by transistor Q6 and it� bi�� net�ork , Also , by!eliminating 
the l arge colle�to�-current swings previously required for Q3, a higher. 
frequency transistor can now be utilized, The RF device, 2N3933, has a 
much higher · fr . than the 2NS089 , an�, most importantly, a lower :C� . A· 
lower c�3 in Figure-6 is more desirable.because of the . adde4 capacit�nce . 
at the collector of Q3 (C�6 of Q6) and also because th� dominant pole.at 
th� base of Q3 is c�ntrolled by the Mi l l er effect of Q3. Q6 should be 
biased for a collector current of approximately 4ma in order to operate 
Q3 near the optimum poi�t on the fT v�. I c . cu�ve • .  This .lower quiescent 
collec�or curre�t for q3 is pos�ible becaus e the curre�t contributed by 
the first two terms i� Equation 4·is now supplied by the current source, 
CapacitQr -c1.
was included in the,circuit shown.in Figure : 6 to 
help speed.up the transfer of charge through · the CT capacitance at the 
collector of:Q3 . 
Transistor Q6 will injec� cu�rent into or remove,current from the 
node at.the c9llector of Q3, depending on.the inp�t signal polarity, on 
the fast.transition portion of the input signal • .  Th� value for cl, 
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10 pf, was· determined experimentally .to.maximi ze  the s lew rate of the 
amplif�er . . 
Slew Rate Calculations. 
Changing the value .of C�� to 0.55 pf, obtained from th� 2N3933 
specification sheet, and the addition of c�6, 2 . 6  pf as obtained from 
the 2N3906 specification sheet, in Equation 2 will give a value of.l2 . 2 
pf for CT, the total capacitance at the col lector of Q3 in Figur�·6 .  
Substitution in Equation 3·yields a value of.7.3 ma as the ·required cur-
rent to charge cT.for the desired slew rate of 500 V/�sec at the output . 
From Equation 4 the.maximum collector.current through Q3 would then be 
the sum of 7. 3 ma, plus the ·.base current iBQ of 1 � 2 ma, plus any stand-1• 5 
ing current in·Q6 . However ,  s inee·the signal from the,bas e  of Q3 would 
turn-off .Q6 (for a negative output.into·RL) '  th�s latter .term is reduced . 
He�ce,.the m�xim� value of Ic3 would be between 8.5 and;l2 . 5  ma, or 
approximately 10 ma . A. typical 2N3933 still ha� fT > 800 MHz . at this 
value of Ic. 
For a positive output ._signal into RL � Q3 would tend. to ,.turn off, 
an4 indeed the minimum-value of Ic3 would be 
or 
wit�out the a�dit�on of C1. However, the leading edge of-the s ignal at 
the base ·of. Q3 is. coupled to tho . b
·
ase of � to drive Q6 and· supply 
the required current to cha�ge CT� In practice, since the·.fT.of;Q6 is 
significant ly les� than that of Q3, and only a smal l amount of charge · 
is transferred th�ough c 1, one would·sti l l  expect the s l ew ra�e to,be 
greater for negative io�tputs than fQ� positive outputs . 
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Th�·slew rat� requirement at ·th� bas� of trans�stor Q3, Figure 6, 
page;27, wi l l  be reduced by a factor equivalent tQ the voltage gain o! 
Q3 as shown in· Equation .6 .  Fr�m·th' s ection on Gain and Bandwidth cal - · 
culations, page 30, the vol�ag� g�in of.Q3 in.Figure 6 was.estimated as 
142. Substit�tion into Equation 6 ·yields 4 . 2  V/�se� as the required 
s lew rate at the input � to Q3 . 
The current required for tne slew rate of 4 . 2·V/�sec at the input. 
to Q3, Figure 6, can be cal culated as before using Equation 3 . Using 
the total capacitance at the base of.Q3 of 102 pf, obtained in the same 
manner as the �otal capacitance at the base of Q3 in Figure 2, page 7� 
the maximum required current at the base of,Q3, Figure 6, is 
or 
I 'd > 0 . 42 ma + 10  ma/550 � 0 . 44 ma req -
The· input stage Q1 of Figu�� 6 was· therefore biased at a co l l ector 
current of 0.5 ma . 
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Gain and · Bandwidth Calculations 
The · calculations . for the gain · and bandwid�h of . �he circu�t shown 
i� Figure 6 ,  page 2 7 ,  are basical ly the same as those for the circuit 
shown in Figure 2 ,  page 7 .  The difference in calcul ations being that . 
R7 in Figure 2 is now replace4 . by �oQ [ 1  + gm6R7] fQr calculations in ' 6 
the circuit shown i� Figure 6 (10 ,  15) . This  value was · obtained using 
the measured value of r0� fe�· the 2N3906 us ed for Q6 . 
The cal culat�d midband gai� for the Q3 and . Q1 st�ges : was found · to 
be apprexim�tely 142 and 9 ,  respectively . Th�s , the total open� loop 
gain was ·approximate.ly (9) (142)  (O . 9) , or 1150 (61. 2 db) . The closed-
loop gain , as bef�re , . is 20 . 8  db . 
There are two significant high-�requency time constants , at the 
base . of q3 and at the . co l lector of Q3 ; these were cal culated to be 95 
nsec and 55 nsec , respectively . Again us�ng the second-order calculations 
of page 21 with t1. >> t2 gives T1 � 150 nsec and � 2  � 7 . 4  n�ec . Hence 
the resulting pol es occur . at 
f - 3db "' 2;.1 
" 1. 06 MHz 
and . 
2 1 . 4  MHZ · 
The·. asymptotic appro��mation �o the gain · magnitude versus 
frequency response for . the open- loop config���tion of the circuit of 
Figure 6 is shown in Figure 7 �  Also included is the result of an ECAP 
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analys�s performed on the -. circ�it , for comparison . Th� · resulting closed� 
loop bandwidth for a closed- loop gain of 20. 8 db is shown . in Figure 7 
to be approximately 35 MHz , The result Qf the ECAP analysis for the 
clos�d·loop amplifier of Fig�re 6 ,  page 27, is shown - in Figure - S .  
Th� output transistors , Q4 and . Q5 , in Figure 6 operate - in th' 
class·B mode . The · transist�rs can be biased to operate class�A by the 
addition of two diodes .in . series between the ·. collecto� of � and . the 
collector of Q3 . 
Operating th� output tr�ns�stors class-A eliminates the crossover 
distortion caused when the output .. changes polari.ty . The quiescent .cur- . . 
rent .drain on the power supply is increased in th� class-A .configur�tion , 
ho�eyer . 
Noise Calculations 
The hyprid�n equivalent circuit · with associated ·noise sources, 
shown . in Figure . 9, wa� used for . the noise ,analysis of the amplif�er in 
Figure 6. An excellent . discussion of : this model and the noise sources 
is contained - in References 10 and 19 . Th� model · in Figure 9 is for the 
midband · frequency where . the capacitance and r� effect .of the hybrid-n. 
circuit , ·Fi�ure 3, page 15 , are . negligib�e (10 ., 19) . . · 
Th� total noise valtage · on the o�tput of a transistor stage can 
be reflected bac� to the transistor . inpu� as an equivalent noise . voltage 
source divided by th�. gain of the transistor stage (10, 19) . The noise 
voltage - at the input to the amplifier in Figure - 6 will be due ·mainly to . 
the first stage , Q1 and Q2. 
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From References 10  and 19  we have the fol l owing for the input 
voltage noise source in F���re 9 
( 19) 
35 
where �
-
is the mean sq�are noi$e voltage of the source ,  K is . the Bolt z �  
mann con�tant , T is the · absolute · temperature in degrees . Kelvin , rb is 
the ·value of the - trans istor base resistance , and 'Af is the ·noise band� · 
width . The current noise source at the input to the transistor stage is 
shown to . be approximately (10 , 19)  
12 =  b (20) 
whi l e  that at .the output is 
where q is the v�lue 'of · eleo�ron charge , 18 is the base current , · and 
IC is the -, col l ector current . 
The .noise calcul ations are complicated by the -, fact . that . the 
input stage (Q1 - Q2) is a differential connectiQn witb botQ Q1 and Q2 . 
contributing equal noise , sine� the · gain - from ; each to the output is 
identic�l .. A complete diagram of the ·. �nput. di fferential stage wi th al l 
the · noise sources . included as individual noise voltage or current genera-
tors is shown in Figure 10 . A der;i.vation of this circu�t ha� been mad� 
in Reference (20) to pbtain the total input noise as an equival ent input . 
-:1 � n 
-
-
(a) Compl ete circuit 
-
-
. 
(b) Equivalent representation of circuit (a) 
e­
nD 
Figure 10 . Diagram of  the differential amplifier input stage . 
inc luding noise sources . 
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voltage generatQr e� in series with the · input terminal and an equivalent 
input c�rrent generator � in parallel with the. input , as suming zero 
correlation (y1 .
= y2 = · 0) between the noise voltage and noise current 
generators and identical transistors (enl = en2 ' rnl = rn2 ' etc . ) . 
and 
The results of this d�fi�ation are 
:z _  1 -n . r� . L nl 
r 2 2J 
+ ? CyC) e2 . 2 
-"T 
+ � � ) (&) (amp /Hz )  e 2 ] --,-
R2 FEl . 
or , for all practical purposes , 
-:2 -:2 1 = l 1 n n 
(22)  
( 23) 
(24) 
In the above equations it is -shown (20) that good approximations to 
�l ' 1!1 , etc . , a�e (in units of  vo lts2/Hz and amp2/Hz) , 
2 enl 
�
 4Kt [rbl  
:rel + -y-1 
:2 2qiBl 1nl 
=
 
2 = . 4KTR5 es 
2 4KTR4 e4 
=
 
2 
= 4KTR e2 2 
Thus , Equations 22 and 24 reduce to 
and 
rel 1 · 2 ( 1 + � + 2h ) ] (Vo 1 t /Hz) 4 FEl . 
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(25) 
(26) 
(27) 
Substituting valu�s from the circuit of Figure 6 ,  page 27 , an4 including 
th� noise of R1, the total equiva.l en� _ in:pu� 
noise for the ampl ifier is · 
approximat ely 
or (if rbl = rb2 = 100 o
hms, esttmated) 
e� � 4kT [ 370 ohms] � 6 X l0-1·8 (�olt2 /Hz ) • (2�)  
l D  , 
Hence , the equivalent input noise contributed by the · transistors and · .  
resistor� is 
e. � 2 , 5  nV/� 1n (29) 
From reference (19) the equivalent noise bandwidth � for a single •po�e 
network is 
�f = TT/ 2 f_ 3db ( 30) 
or for a bandwidth of 35 MHz for the amplifier of Figure. 6 ,  page 27 , 
�f :::e 55 MHz , Thus , the to.tal . equivalent input noise of the amplifier 
from Eq . (29 ) is 
e .  :::e 1 8 . 5  �V . Crms) 1n ( 3 1 )  
39 
This calculation assumes that, since the gain of Q1 - Q2 is reasonably 
large (�) that noise contributed �y Q3 - � and Rf , wi ll be negligible . 
CHAPTER · IV 
EXPERIMENTAL RESULTS 
The output stage of the . amplifier used to amplify pu�ses or 
wideband data must provid� bipolar output signals  with a high slew rate ,  
a . wide bandwidth ; and good l inearity . A check of ,these operating char­
acteristics is therefor� mandatory . 
As the ·.desirable  results would produce output . rise times near 
10 nsec , a pulse generator which could provide both positive and negative 
inputs with rise �imes . of appr9ximately 1 nsec was used to provide .the 
input signal . A ,sampling scope was . used · to provide an accurate · measu�e­
ment �d presentation of , the $mplifier output . signals . A r�dio7 frequency 
generator provided the necessary input for the closed loop frequency 
response measurement . 
Prior to a l l  measurements , r�sistor . R4 in Fisure 6 ,  page . 2 7 ;  was · 
adjusted ·to provid� an output of zero volts with th� input shorte4 to 
ground 
Al l experimental . results were accumulat�d ·on . the c�rcuit in , 
Figure 6 .  The c��cuit shQwn i� FiJure 2 ,  page 7, was not constructed 
because of the · conclusion arrived at in Chapter ·. I l  th•t this circuit 
would not meet the . slew rate . r�quirements . 
Figure 1 1  shows the m�a�ured clos ed- �oop frequency response of 
the amp lifier for both the class �A and c�ass-B  bias conditions . The 
bandwidth of the class�A bias condition is . from Figure 1 1 ,  approx�mately 
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Figures 12 and 1 3 show the input and O\ltput for -.the c�ass -B mode 
of operat ion for . smal � -s ignal ; inpu�s . The crossover distortion charac � . 
teristic . of the class-B complementary amp lifier ( 13) is evident in the 
pos itive output shQwn i� Figure 1 2 . Th� smal l -s�gna� rise time , · ob�ained 
fr<?m Figure . 13 because of the crossover distortion in Figur� 12 , .of · 
approximately 12  nsec corresponds to a smal l-sigdal bandwidth of 29 MHz 
( 1 1 )  for the class-B biased configur•t�on , . which agrees with the value 
of 28 MHz above . 
Figures 14 and . l5 .show · the input . and output fer th� class-A mode ( 
of operation for smal l ·�ignal · inputs . The · smal l •S·ignal ; rise .time of 
approximate.ly 10  nsec corresponds to a smal l -signal bandwidth . of 35 MHz 
( 1 1 )  for the class-A biased confi&uration . 
The above observations indicate excel l ent agreement between the. 
measured smal l •signal bandwidth and me•sured smal l -signa� rise time for 
bo�h . bias conditions . The c lass-B  bandwidth , h�wever , is approximately 
7 MHz lower than tb.e predicted results of 35 MHz , Figure ; .8 ,  page 33 ,  
whereas the class-A bandwi4th compares wel l  w�th tqe predic�ed results 
o£ , 35 MHz , Figure 8 . 
Figu"J"es. 16 and 1 7  show the amplifier input and · output .. for the 
class-B mode of operatiQn for large�signal output drive to ±S . vo lt � As 
the s l ew rate of . the ampl i�ier was not - anticipate� to be the same �for 
positive and negative outputs , �he s l ew rate of the amplifier was meas ­
ured for both cqnditions . Th� output s lew rate for the class-B  
.-4 . 
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(a) Input Time 20 nsec/cm 
(b) Output Time 20 nsec/cm 
Figure 12 . Circuit waveforms for positive smal l �signal 
input c l ass -B . 
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Figure 1 3 . Circuit waveforms for negative small �signal 
input class -B . 
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Figure 14 . Circuit waveforms for positive smal l -signal 
input class -A . 
45 
5 
....... 
> 
Ll) 
0 
. 
e . 
....... 
> 
Ll) 
. 
(a) Input Time 20 nsec/cm 
(b) Output Time 20 nsec/cm 
Pigur� 15 . Circuit waveforms for negative smal l - signal 
input class ... A .  
46 
e 0 
....... 
> 
II') 
. 
(a) Input Time 20 . nsec/cm 
(b) Output Time 20 nsec/cm 
Figure 16 . Circuit waveforms for negative large-signal 
input class- B . 
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Figure 1 7 . Circuit waveforms for positive large-signal 
input class- B .  
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configuration was measured · as app�oximately 1 75 V/�$ ec and 160 V/�sec 
for negative and . positive inputs , respectively .  
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In order to demonstrate . th� effects of . the coupl ing capacitor c 1 
in Figure 6 ,  page - 2 7 �  the large·s ianal circuit output was · observed · in 
the class�B bias conditton with the coupl ing capacitor removed from th� 
circ;uit ; .  The ·. ;results , , as shown �n Figure 18 , indicate a s lew rate of 
100 V/�se� and 91 V/�sec for negative and positive inputs respective ly .  
Thus , a · reduction of approximat ely . 75 V/�s ec; occurred . .  
Figure 19 shows · the maximum . frequency at which .the ful l output . 
drive and large-signal gain cou�d be maintained · wi�hout excess ive distor­
tion of the output · signal , The ·class -B o�tput signal clearly show� the · 
crossover distortion associated with this bi�s condit�on . Tqe inputs 
for both Figure 19 (a) and 19 (b) were 0 . 5 V peak sine waves . 
The s lew rate was also measured with the output biased in the 
clas s -A mode . Figure - 20 shows the output for a negative , input signal 
and Pigure · 21  shows the output .. for a . pos itive input signal . The s l ew 
rate , as determined - frqm , these figures ,  is approximately . 200 V/�sec and 
1 70 V/"sec for negative and pos itive inputs respectively . 
A qualitative indication of the l inearity of � the amplifier .was 
obtained by applying a series of positive and negative pul ses with vary­
ing �pl itudes and . measuring the amplitud� of the output - .signal . 
Figure 22 is a plot of ·. tqe amplifier output . amp l itude vs . ·input amp l i ­
tude for both clas�·A and class ... B bias conditions . . . 
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Figure 1 8 . Circuit output with capacitor c1 removed, class .. B .  
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Figure 19 . Ful l -power sine wave output . 
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Figure 20 . Circuit waveforms for negative large·signal 
input , class-A�  
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Figure 21 . Circuit waveforms for positive large-signal 
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CHAPTER V 
CONC LUSIONS 
The improve�ent of the sl ew rat e . pf an IC amp lifier can be 
acco� lis�ed by a hybrid configuration of the IC and · a  singl e  npn �pnp 
compl ement �ry stage _ Al l components of . the circui t with the exception 
of .. the two output - trans i$tors , the predriver .stage . and the capacitors 
coul4 be inc l\lded as part of ·. the IC . 
This thesis reports the design of a compl ementary output . stage . . 
Al l design obj ectives were achieved except the . desired slew rat e · o� 500 
V/JJ.sec for the . l arge-signal : output � This was due to the re l atively sim· 
pl e l inea� approximations utili�ed to estimate required currents in the 
transi$tor stages . A more complete analysis of s l ew rat e limitations 
woul d require a nonl inear mode l  for the transistor , 
I f  faster s l ew rates are r�quired , additiqna l stages - and circui t 
compl exity such as that descri,bed in r�ference 6 would be .. requirecl. 
Another technique WO\ll.d be �to red.uce the capacitance · at . the output of 
the predriver by having the predriver drive , a comp lementary pa�r of .high ­
frequency transistors whose common -emitter . output woul d drive · the comple­
mentary output pair . Both . of the above configurattons , however , increase 
the ·. ctrcui t compl exi ty, and . cost . 
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